Hot-Carrier Degradation in Power LDMOS: Selective LOCOS- Versus STI-Based Architecture
In this paper, we present an analysis of the degradation induced by hot-carrier stress in new generation power lateral double-diffused MOS (LDMOS) transistors. Two architectures with the same nominal voltage and comparable performance featuring a selective LOCOS and a shallow-trench isolation are in...
Main Authors: | Andrea Natale Tallarico, Susanna Reggiani, Riccardo Depetro, Andrea Mario Torti, Giuseppe Croce, Enrico Sangiorgi, Claudio Fiegna |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2018-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8255610/ |
Similar Items
-
A study of semiconductor-insulator interfaces using the three level charge pumping technique
by: Kivi, Michael John
Published: (1996) -
Analysis of Hot-Carrier Degradation in Small and Large W/L n-Channel Transistors
by: E. Bendada, et al.
Published: (1998-01-01) -
Exploring the Practice of In Loco Parentis in Public Schools
by: Sharon Thabo Mampane
Published: (2018-07-01) -
Analysis on Temperature Dependence of Hot Carrier Degradation by Mechanism Separation
by: Jongsu Kim, et al.
Published: (2020-01-01) -
Correlated Time-0 and Hot-Carrier Stress Induced FinFET Parameter Variabilities: Modeling Approach
by: Alexander Makarov, et al.
Published: (2020-06-01)