Reduced-Area Constant-Coefficient and Multiple-Constant Multipliers for Xilinx FPGAs with 6-Input LUTs
Multiplication by a constant is a common operation for many signal, image, and video processing applications that are implemented in field-programmable gate arrays (FPGAs). Constant-coefficient multipliers (KCMs) are often implemented in the logic fabric using lookup tables (LUTs), reserving embedde...
Main Author: | E. George Walters |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2017-11-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/6/4/101 |
Similar Items
-
Array Multipliers for High Throughput in Xilinx FPGAs with 6-Input LUTs
by: E. George Walters
Published: (2016-09-01) -
High-speed Multiplier Design Using Multi-Operand Multipliers
by: Nezhad, Mohammad Reza Reshadi, et al.
Published: (2012) -
Prototyping a scalable Montgomery multiplier using field programmable gate arrays (FPGAs)
by: Mhaidat, Khaldoon
Published: (2012) -
Best Multiplier Approximation of Unbounded Periodic Functions in L_(p,∅_n ) (B),B=[0,2π] Using Discrete Linear Positive Operators
by: Saheb AL- Saidy, et al.
Published: (2020-07-01) -
High Performance Applications on Reconfigurable Clusters
by: Nakad, Zahi Samir
Published: (2014)