Dynamic Data Allocation and Task Scheduling on Multiprocessor Systems With NVM-Based SPM
Low-power and short-latency memory access is critical to the performance of chip multiprocessor (CMP) system devices, especially to bridge the performance gap between memory and CPU. Together with increased demand for low-energy consumption and high-speed memory, scratch-pad memory (SPM) has been wi...
Main Authors: | Yan Wang, Kenli Li, Keqin Li |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8579198/ |
Similar Items
-
The Matrix KV Storage System Based on NVM Devices
by: Tao Cai, et al.
Published: (2019-05-01) -
Recent Progress of Ferroelectric-Gate Field-Effect Transistors and Applications to Nonvolatile Logic and FeNAND Flash Memory
by: Mitsue Takahashi, et al.
Published: (2010-11-01) -
Tight Evaluation of Real-Time Task Schedulability for Processor’s DVS and Nonvolatile Memory Allocation
by: Sunhwa A. Nam, et al.
Published: (2019-06-01) -
Low‐power heterogeneous uncore architecture for future 3D chip‐multiprocessors
by: Aniseh Dorostkar, et al.
Published: (2018-10-01) -
A Nonvolatile Fast-Read Two-Transistor SRAM Based on Spintronic Devices
by: Chenyun Pan, et al.
Published: (2017-01-01)