A 2.5 Gbps, 10-Lane, Low-Power, LVDS Transceiver in 28 nm CMOS Technology

A 2.5 Gbps, 10-Lane, Low-Power, LVDS Transceiver in 28 nm CMOS Technology

This paper presents a 2.5 Gbps 10-lane low-power low voltage differential signaling (LVDS) transceiver for a high-speed serial interface. In the transmitter, a complementary MOS H-bridge output driver with a common mode feedback (CMFB) circuit was used to achieve a stipulated common mode voltage ove...

Full description

Bibliographic Details
Main Authors: Xu Bai, Jianzhong Zhao, Shi Zuo, Yumei Zhou
Format: Article
Language:English
Published: MDPI AG 2019-03-01
Series:Electronics
Subjects:
LVDS
high-speed serial interface
transmitter
receiver
low-power
Online Access:https://www.mdpi.com/2079-9292/8/3/350

Internet

https://www.mdpi.com/2079-9292/8/3/350

Similar Items