A New Low Turn-Off Loss SOI Lateral Insulated Gate Bipolar Transistor With Buried Variation of Lateral Doping Layer
In this paper, we propose a new low turn-off loss silicon-on-insulator (SOI) lateral insulated gate bipolar transistor (LIGBT) with buried variation of lateral doping (VLD) layer. The proposed device features a VLD layer inserted in the drift region, which increases the doping dose (Q) and gradient...
Main Authors: | Tao Tian, Sheng-Li Zhang, Yu-Feng Guo, Jun Zhang, David Z. Pan, Ke-Meng Yang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8506354/ |
Similar Items
-
Area-Efficient and Snapback-Free SOI LIGBT With L-Shaped Extraction Path
by: Tao Tian, et al.
Published: (2019-01-01) -
On the Performance and Scaling of Symmetric Lateral Bipolar Transistors on SOI
by: Tak H. Ning, et al.
Published: (2013-01-01) -
A Perspective on SOI Symmetric Lateral Bipolar Transistors for Ultra-Low-Power Systems
by: Tak H. Ning
Published: (2016-01-01) -
Low Loss Insulated Gate Bipolar Transistor With Electron Injection (EI-IGBT)
by: Wanjun Chen, et al.
Published: (2017-01-01) -
Phosphorus monolayer doping (MLD) of silicon on insulator (SOI) substrates
by: Noel Kennedy, et al.
Published: (2018-08-01)