Compact MOSFET Modeling for Process Variability-Aware VLSI Circuit Design
This paper presents a systematic methodology to develop compact MOSFET models for process variability-aware VLSI circuit design. Process variability in scaled CMOS technologies severely impacts the functionality, yield, and reliability of advanced integrated circuit devices, circuits, and systems. T...
Main Author: | |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2014-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/6732881/ |