Polycrystalline-Silicon-MOSFET-Based Capacitorless DRAM With Grain Boundaries and Its Performances
In this work, a capacitorless one-transistor dynamic random access memory (1T-DRAM) based on a polycrystalline silicon (poly-Si) metal–oxide–semiconductor field-effect transistor was designed and analyzed through a technology computer-aided design (TCAD) simulation. A poly-Si t...
Main Authors: | Sang Ho Lee, Won Douk Jang, Young Jun Yoon, Jae Hwa Seo, Hye Jin Mun, Min Su Cho, Jaewon Jang, Jin-Hyuk Bae, In Man Kang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9387306/ |
Similar Items
-
Analysis of the Sensing Margin of Silicon and Poly-Si 1T-DRAM
by: Hyeonjeong Kim, et al.
Published: (2020-02-01) -
Optimization Considerations for Short Channel Poly-Si 1T-DRAM
by: Songyi Yoo, et al.
Published: (2020-06-01) -
One-Transistor Dynamic Random-Access Memory Based on Gate-All-Around Junction-Less Field-Effect Transistor with a Si/SiGe Heterostructure
by: Young Jun Yoon, et al.
Published: (2020-12-01) -
Analysis of a Lateral Grain Boundary for Reducing Performance Variations in Poly-Si 1T-DRAM
by: Songyi Yoo, et al.
Published: (2020-10-01) -
1T1R Nonvolatile Memory with Al/TiO2/Au and Sol-Gel-Processed Insulator for Barium Zirconate Nickelate Gate in Pentacene Thin Film Transistor
by: Ke-Jing Lee, et al.
Published: (2017-12-01)