Channel geometry-dependent threshold voltage and transconductance degradation in gate-all-around nanosheet junctionless transistors
The gate-all-around (GAA) nanosheet (NS) junctionless transistor (JLT) is an attractive candidate for advanced technology nodes in CMOS scaling. Here, the channel width-dependent transconductance (gm) degradation and threshold voltage (Vth) shift of GAA NS JLTs were investigated via numerical simula...
Main Author: | Dae-Young Jeon |
---|---|
Format: | Article |
Language: | English |
Published: |
AIP Publishing LLC
2021-05-01
|
Series: | AIP Advances |
Online Access: | http://dx.doi.org/10.1063/5.0035460 |
Similar Items
-
Vertically Stacked Nanosheet Junctionless With Gate All Around Field-Effect-Transistors
by: Peng, Kang-Hui, et al.
Published: (2018) -
Investigation on Vertically Stacked Gate-All-Around Nanosheet Poly-Si Junctionless CMOS Transistors
by: Chang, Chih-Yao, et al.
Published: (2018) -
Comprehensive Study of Stacked Nanosheet-Type Channel Based on Junctionless Gate-All-Around Thin-Film Transistors
by: Yu-Ru Lin, et al.
Published: (2019-01-01) -
Fabrication and Characterization of Stacked Poly-Si Nanosheet With Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors
by: Meng-Ju Tsai, et al.
Published: (2019-01-01) -
Study of Stacked Nanosheet Channels with Multi-Gate Junctionless Field-Effect-Transistors
by: YU, JIA-JYUN, et al.
Published: (2018)