VERIFICATION OF INTEGRATED CIRCUIT BEHAVIORAL MODELS BY PROGRAMMABLE LOGIC
Subject of Research. The paper considers the research of verification methods for behavioral models by the field-programmed gate array (FPGA). Applying verification with FPGA gives the possibility to identify functional errors, which are not determined at the verification phase of the traditional in...
Main Authors: | N. M. Chernetskaya, A. A. Mikhteeva, N. N. Nevirkovets, D. V. Kostygov, Y. V. Belyaev |
---|---|
Format: | Article |
Language: | English |
Published: |
Saint Petersburg National Research University of Information Technologies, Mechanics and Optics (ITMO University)
2018-05-01
|
Series: | Naučno-tehničeskij Vestnik Informacionnyh Tehnologij, Mehaniki i Optiki |
Subjects: | |
Online Access: | http://ntv.ifmo.ru/file/article/17793.pdf |
Similar Items
-
INTEGRATED CIRCUITS TIMING ANALYSIS WITH ACCOUNT OF PAD MODELS AND BOND WIRES
by: N. N. Nevirkovets, et al.
Published: (2018-03-01) -
Méthodologie de génération de plateforme de prototypage à base de multi-fpga
by: Tang, Qingshan
Published: (2015) -
Multiple personality integrated circuits and the cost of programmability
by: York, Johnathan Andrew
Published: (2012) -
Symbolic methods in simulation-based verification
by: Yuan, Jun
Published: (2008) -
PARAMETRIC OPTIMIZATION OF DIGITAL INTEGRATED CIRCUITS FOR MICROMECHANICAL SENSORS
by: D. V. Kostygov, et al.
Published: (2019-01-01)