Ternary and Multi-Bit FIR Filter Area-Performance Tradeoffs in FPGA
In this paper, performance and area of conventional FIR (Finite Impulse Responce) filters versus ternary sigma delta modulated FIR filter is compared in FPGA (Field Programmable Gate Arrays) using VHDL (Verilog Description Language). Two different approaches were designed and synthesized at same spe...
Main Authors: | Khalil-Ur-Rahman Dayo, Tayab Din Memon |
---|---|
Format: | Article |
Language: | English |
Published: |
Mehran University of Engineering and Technology
2013-01-01
|
Series: | Mehran University Research Journal of Engineering and Technology |
Subjects: | |
Online Access: | http://publications.muet.edu.pk/research_papers/pdf/pdf746.pdf |
Similar Items
-
Sigma Delta Modulation Based Ternary FIR Filter Mapping on
FPGA
by: Tayabuddin Memon, et al.
Published: (2011-07-01) -
Efficient Implementation of Ternary SDM Filters using
State-of-the-Art FPGA
by: Tayabuddin Memon, et al.
Published: (2011-04-01) -
Design and Implementation of Decimation Filter for 13-bit Sigma-Delta ADC Based on FPGA
by: Khalid Khaleel Mohammed, et al.
Published: (2016-10-01) -
Realizing Ternary Logic in FPGAs for SWL DSP Systems
by: Tayeb Din, et al.
Published: (2013-07-01) -
Implementasi ProgrammableDAC pada FPGA Xilink Spartan-6 Berbasis VHDL
by: Ahmad Haneef Zuhdy
Published: (2014-04-01)