ANALYSIS OF DATA SKIPPING USING LOW TRANSITION SWITCH REGISTERS
The emerging scenario in the fields of VLSI testing has its own demand for fault diagnosis in VLSI circuits. If the area and size of the circuit increases the problem of test generation time becoming very tough. Efficient techniques for test generations are essential in order to reduce the test...
Main Authors: | S. Jayasri, D. Nithya |
---|---|
Format: | Article |
Language: | English |
Published: |
ICT Academy of Tamil Nadu
2020-01-01
|
Series: | ICTACT Journal on Microelectronics |
Subjects: | |
Online Access: | http://ictactjournals.in/paper/IJME_Vol_5_Iss_4_Paper_2_850_853.pdf |
Similar Items
-
High Quality Test Generation at the Register Transfer Level
by: Gent, Kelson Andrew
Published: (2016) -
Optimizing Test Pattern Generation Using Top-Off ATPG Methodology for Stuck–AT, Transition and Small Delay Defect Faults
by: Gill, Arjun
Published: (2013) -
Detouring Skip Graph: Efficient Routing via Detour Routes on Skip Graph Topology
by: Takeshi Kaneko, et al.
Published: (2020-01-01) -
SYNTHESIS AND TESTING OF THRESHOLD LOGIC CIRCUITS
by: PALANISWAMY, ASHOK KUMAR
Published: (2014) -
Testing and Security Considerations in Presence of Process Variations
by: Shanyour, Basim
Published: (2020)