Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
A 16-nm-L<sub>g</sub> p-type Gate-all-around (GAA) silicon nanowire (Si NW) metal oxide semiconductor field effect transistor (MOSFET) was fabricated based on the mainstream bulk fin field-effect transistor (FinFET) technology. The temperature dependence of electrical characteristics for...
Main Authors: | Jie Gu, Qingzhu Zhang, Zhenhua Wu, Jiaxin Yao, Zhaohao Zhang, Xiaohui Zhu, Guilei Wang, Junjie Li, Yongkui Zhang, Yuwei Cai, Renren Xu, Gaobo Xu, Qiuxia Xu, Huaxiang Yin, Jun Luo, Wenwu Wang, Tianchun Ye |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Nanomaterials |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-4991/11/2/309 |
Similar Items
-
Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs
by: Arnout Beckers, et al.
Published: (2020-01-01) -
Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures
by: Rosario M. Incandela, et al.
Published: (2018-01-01) -
A Simulation Study of a Gate-All-Around Nanowire Transistor with a Core–Insulator
by: Yannan Zhang, et al.
Published: (2020-02-01) -
A Simulation Study of Gate-All-Around Nanowire Transistor With a Core-Substrate
by: Ke Han, et al.
Published: (2020-01-01) -
Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices
by: Qingzhu Zhang, et al.
Published: (2021-03-01)