Novel Area Optimization in FPGA Implementation Using Efficient VHDL Code
A new novel method for area efficiency in FPGA implementation is presented. The method is realized through flexibility and wide capability of VHDL coding. This method exposes the arithmetic operations such as addition, subtraction and others. The design technique aim to reduce occupies area for mult...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Universitas Syiah Kuala
2015-05-01
|
| Series: | Jurnal Rekayasa Elektrika |
| Online Access: | http://www.jurnal.unsyiah.ac.id/JRE/article/view/7 |