Power and Area Efficient Clock Stretching and Critical Path Reshaping for Error Resilience

Energy efficient semiconductor chips are in high demand to cater the needs of today’s smart products. Advanced technology nodes insert high design margins to deal with rising variations at the cost of power, area and performance. Existing run time resilience techniques are not cost effective due to...

Full description

Bibliographic Details
Main Authors: Mini Jayakrishnan, Alan Chang, Tony Tae-Hyoung Kim
Format: Article
Language:English
Published: MDPI AG 2019-01-01
Series:Journal of Low Power Electronics and Applications
Subjects:
Online Access:https://www.mdpi.com/2079-9268/9/1/5