Implementation of NoC on FPGA with Area and Power Optimization
On-chip bus-based communication has many shortcomings to it, including resource sharing, delay, latency and cost (power and area). Network on Chip (NoC) is an innovation that is planned to eliminate the shortcomings to buses such as compact systems,size, speed, power and area. The goal of working wa...
Main Authors: | Momil Ijaz, Huma Urooj, Muhammad Sethi |
---|---|
Format: | Article |
Language: | English |
Published: |
European Alliance for Innovation (EAI)
2019-03-01
|
Series: | EAI Endorsed Transactions on Context-aware Systems and Applications |
Subjects: | |
Online Access: | https://eudl.eu/pdf/10.4108/eai.23-5-2019.158953 |
Similar Items
-
FPGA implementation of IP packet segmentation and reassembly in internet router
by: Carević Marko, et al.
Published: (2009-01-01) -
Balancing Performance, Area, and Power in an On-Chip Network
by: Gold, Brian
Published: (2014) -
Micro-Network Processor : A Processor Architecture for Implementing NoC Routers
by: Martin Rovira, Julia, et al.
Published: (2007) -
Exploring hierarchy, adaptability and 3D in NoCs for the next generation of MPSoCs
by: Matos, Débora da Silva Motta
Published: (2014) -
Exploring hierarchy, adaptability and 3D in NoCs for the next generation of MPSoCs
by: Matos, Débora da Silva Motta
Published: (2014)