COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM
The integrated approaches for instruction scheduling and register allocation have been promising area of research for code generation and compiler optimization. In this paper we have proposed an integrated algorithm for instruction scheduling and register allocation and implemented it for compiler...
Main Author: | Rajendra Kumar |
---|---|
Format: | Article |
Language: | English |
Published: |
Zibeline International
2018-01-01
|
Series: | Engineering Heritage Journal |
Subjects: | |
Online Access: | https://enggheritage.com/archives/2gwk2018/2gwk2018-04-08.pdf |
Similar Items
-
Evaluation Of Register Allocation And Instruction Scheduling Methods In Multiple Issue Processors
by: Valluri, Madhavi Gopal
Published: (2011) -
Register allocation for fine grain threads on
by: D.C. Kiran, et al.
Published: (2017-01-01) -
Constraint Programming Techniques for Optimal Instruction Scheduling
by: Malik, Abid
Published: (2008) -
Constraint Programming Techniques for Optimal Instruction Scheduling
by: Malik, Abid
Published: (2008) -
Dynamic Register Allocation for Network Processors
by: Collins, Ryan
Published: (2006)