Mitigation and Predictive Assessment of SET Immunity of Digital Logic Circuits for Space Missions
Due to the intrinsic masking effects of combinational circuits in digital designs, Single-Event Transient (SET) effects were considered irrelevant compared to the data rupture caused by Single-Event Upset (SEU) effects. However, the importance of considering SET in Very-Large-System-Integration (VLS...
Main Authors: | Ygor Q. Aguiar, Frédéric Wrobel, Jean-Luc Autran, Paul Leroux, Frédéric Saigné, Vincent Pouget, Antoine D. Touboul |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-02-01
|
Series: | Aerospace |
Subjects: | |
Online Access: | https://www.mdpi.com/2226-4310/7/2/12 |
Similar Items
-
Failure Probability Estimation Using Asymptotic Sampling and Its Dependence upon the Selected Sampling Scheme
by: Martinásková Magdalena, et al.
Published: (2017-12-01) -
Validation of Shielding Analysis Capability of SuperMC with SINBAD
by: Chen Chaobin, et al.
Published: (2017-01-01) -
Fine-Grain Circuit Hardening Through VHDL Datatype Substitution
by: Maria Muñoz-Quijada, et al.
Published: (2018-12-01) -
Sustainable Construction of Earth Dams: Use of Heterogeneous Material from the Dam Site
by: Rubén Galindo, et al.
Published: (2020-11-01) -
Logic sampling, likelihood weighting and AIS-BN : an exploration of importance sampling
by: Wang, Haiou
Published: (2012)