Design an Improved Structure for 10-Bit Pipeline Analog to Digital Converter Based on 0.18µm CMOS Technology

Design an Improved Structure for 10-Bit Pipeline Analog to Digital Converter Based on 0.18µm CMOS Technology

This paper proposed a novel structure of a 10-bit, 400MS/s pipelined analog to digital convertor using 0.18 µm TSMC technology. In this paper, two stages are used to converter design and a new method is proposed to increase the speed of the pipeline analog to digital convertor. For this purpose, the...

Full description

Bibliographic Details
Main Authors:	Rezapour Arash, Setoudeh Farbod, Tavakoli Mohammad Bagher
Format:	Article
Language:	English
Published:	Sciendo 2019-12-01
Series:	Journal of Applied Engineering Sciences
Subjects:	analog to digital pipeline comparator amplifiers buffer
Online Access:	https://doi.org/10.2478/jaes-2019-0023

Similar Items

Design of Pipelined Analog-to-Digital Converter with SI Technique in 65 nm CMOS Technology
by: Rajendran, Dinesh Babu
Published: (2011)

A 1 GS/s 12-Bit Pipelined/SAR Hybrid ADC in 40 nm CMOS Technology
by: Jianwen Li, et al.
Published: (2020-02-01)

Design Techniques for High Speed Low Voltage and Low Power Non-Calibrated Pipeline Analog to Digital Converters
by: Assaad, Rida Shawky
Published: (2011)

CMOS Inverter as Analog Circuit: An Overview
by: Woorham Bae
Published: (2019-08-01)

Low-power techniques for high-performance pipelined analog to digital converter
by: Lee, Byung-geun, 1973-
Published: (2008)

Design of an Oscillation-Based BIST System for Active Analog Integrated Filters in 0.18 µm CMOS
by: Leonid Kladovščikov, et al.
Published: (2019-07-01)

Optimisation de blocs constitutifs d'un convertisseur A/N pipeline entechnologie CMOS 0.18 µm pour utilisation en environnement spatial
by: Perbet, Lucas
Published: (2017)

Operationalamplifier analysis when migrating from 0.18 µm to 65 µm cmos technology / Operacinių stiprintuvų parametrų tyrimas 0,18 μm ir 65 nm KMOP technologijose
by: Karolis Kiela, et al.
Published: (2013-05-01)

A high-speed two-step analog-to-digital converter with an open-loop residue amplifier
by: Dinc, Huseyin
Published: (2011)

DISEÑO DE UN AMPLIFICADOR RIEL A RIEL CON TECNOLOGÍA CMOS 0,18 µm DESENHO DE UM AMPLIFICADOR DO TRILHO-A-TRILHO COM TECNOLOGIA CMOS 0,18 µm DESIGN OF A RAIL-TO-RAIL AMPLIFIER WITH 0.18 µm TECHNOLOGY
by: Diego F. Hernández, et al.
Published: (2012-06-01)

A Reconfigurable Radio-Frequency Converter IC in 0.18 µm CMOS
by: Carlos Sánchez-Azqueta, et al.
Published: (2019-10-01)

A Pipelined Noise-Shaping SAR ADC Using Ring Amplifier
by: Juyong Lee, et al.
Published: (2021-08-01)

3-Bit Digital-to-Analog Converter with Mechanical Amplifier for Binary Encoded Large Displacements
by: Lisa Schmitt, et al.
Published: (2021-08-01)

Electromagnetic Interference (EMI) Resisting Analog Integrated Circuit Design Tutorial
by: Yu, Jingjing
Published: (2012)

A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS
by: Sheikhaei, Samad
Published: (2008)

A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS
by: Sheikhaei, Samad
Published: (2008)

A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS
by: Sheikhaei, Samad
Published: (2008)

A 2.5 GHz Optoelectronic Amplifier in 0.18 m CMOS
by: Calvo, Carlos Roberto
Published: (2003)

A Power-Efficient Pipelined ADC with an Inherent Linear 1-Bit Flip-Around DAC
by: Peiyuan Wan, et al.
Published: (2020-01-01)

A 3-Bit Current Mode Quantizer for Continuous Time Delta Sigma Analog-to-Digital Converters
by: Sundar, Arun
Published: (2012)

Design of Folding and Interpolating ADC in 0.18 µm CMOS
by: Ching-Hui Chang, et al.
Published: (2007)

Design and Implementation of the RF Down Converter Circuit Using the CMOS 0.18 µm Process
by: Hao-Chih Hsu, et al.
Published: (2009)

0.18µm-CMOS rectifier with boost-converter and duty-cycle-control for energy harvesting
by: Mohd, S.K.K, et al.
Published: (2018)

Telescopic Op-Amp Optimization for MDAC Circuit Design
by: Abdelghani Dendouga, et al.
Published: (2016-12-01)

A Power Optimized Pipelined Analog-to-Digital Converter Design in Deep Sub-Micron CMOS Technology
by: Cho, Chang-Hyuk
Published: (2006)

<b>Design of a low-power flash analog-to-digital converter chip for temperature sensors in 0.18 µm CMOS process
by: Al Al, et al.
Published: (2015-01-01)

A 12-Bit 200 MS/s Pipelined-SAR ADC Using Back-Ground Calibration for Inter-Stage Gain
by: Junjie Wu, et al.
Published: (2020-03-01)

A 10-bit CMOS pipelined analog-to-digital converter
by: 杜家銘
Published: (2005)

On-Chip Signal Generation and Response Waveform Extraction for Analog Built-In-Self-Test
by: Poling, Brian
Published: (2007)

A subranging analog to digital converter using four bit pipepline
by: Press, Stephen E.
Published: (2013)

Unity-Gain Zero-Offset CMOS Buffer with Improved Feedforward Path
by: Waldemar Jendernalik, et al.
Published: (2021-07-01)

Low-power 8-bit Pipelined ADC with current mode Multiplying Digital-to-Analog Converter (MDAC)
by: Shahzad, Khurram
Published: (2009)

A 018μm Cmos Transmitter for Ecg Signals
by: Kakarna, Tejaswi
Published: (2013)

Transimpedance amplifier design using 0.18 um CMOS technology
by: Bespalko, Ryan Douglas
Published: (2007)

A 1Gsample/s 6-bit flash A/D converter with a combined chopping and averaging technique for reduced distortion in 0.18(mu)m CMOS
by: Stefanou, Nikolaos
Published: (2005)

Low-Voltage Analog CMOS Architectures and Design Methods
by: Layton, Kent Downing
Published: (2007)

A 12-b 50Msample/s Pipeline Analog to Digital Converter
by: Carter, Nathan R
Published: (2000)

Threads Pipelining on the CellBE Systems
by: TANASE, C. A., et al.
Published: (2013-08-01)

The Design of A 10-Bit CMOS Pipelined Analog-to-Digital Converter
by: Kuo, Kuo-Jen, et al.
Published: (1997)

The Design and Implementation of an 8-bit CMOS Pipelined Analog-to-Digital Converter
by: Uen Shyh-Bin, et al.
Published: (1998)