Simulation of a 0.6 V Wideband CMOS LNA Design Using Forward Body Bias
A 0.6-V wideband Low-Noise Amplifier (LNA) design using a 0.18 μm CMOS standard process is presented in this paper. An important goal for the design is to achieve wideband under a low supply voltage. The presented LNA design is a three-stage amplifier, which is based on a common gate stage and two c...
Main Authors: | Jian-Ming Wu, Chih-Yu Huang, Cheng-Shong Hong, You-Ruei Jhuang |
---|---|
Format: | Article |
Language: | English |
Published: |
Taiwan Association of Engineering and Technology Innovation
2019-07-01
|
Series: | Proceedings of Engineering and Technology Innovation |
Subjects: | |
Online Access: | http://ojs.imeti.org/index.php/PETI/article/view/4261 |
Similar Items
-
Design and Analysis of Simultaneous Wideband Input/Output Matching Technique for Ultra-Wideband Amplifier
by: To-Po Wang
Published: (2021-01-01) -
A Highly LinearLNA with Noise Cancellation for 5.8–10.6 GHz UWB Receivers
by: R. Mirzalou, et al.
Published: (2012-09-01) -
Concurrent Dual-Band Inverter-Based Low Noise Amplifier (LNA) for WLAN Applications
by: A. Bijari, et al.
Published: (2021-01-01) -
A 0.7 V, Ultra-Wideband Common Gate LNA with Feedback Body Bias Topology for Wireless Applications
by: Vikram Singh, et al.
Published: (2018-10-01) -
An Ultra-Low-Voltage and Ultra-Low-Power 2.4 GHz LNA Design
by: S. Guo, et al.
Published: (2009-12-01)