Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access
An optical RAM row access gate followed by a column address selector for wavelength-division-multiplexing (WDM)-formatted words employing a single semiconductor optical amplifier-Mach-Zehnder interferometer (SOA-MZI) is presented. RAM row access is performed by the SOA-MZI that grants random access...
Main Authors: | , , , , , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2013-01-01
|
Series: | IEEE Photonics Journal |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/6655960/ |
id |
doaj-e85525e382bf403486603640b265dd57 |
---|---|
record_format |
Article |
spelling |
doaj-e85525e382bf403486603640b265dd572021-03-29T17:15:14ZengIEEEIEEE Photonics Journal1943-06552013-01-01567800410780041010.1109/JPHOT.2013.22882996655960Column Address Selection in Optical RAMs With Positive and Negative Logic Row AccessC. Vagionas0S. Markou1G. Dabos2T. Alexoudi3D. Tsiokos4A. Miliou5N. Pleros6G. T. Kanellos7<formula formulatype="inline"><tex Notation="TeX">$^{1}$</tex></formula> Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece<formula formulatype="inline"><tex Notation="TeX">$^{1}$</tex></formula> Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece<formula formulatype="inline"><tex Notation="TeX">$^{1}$</tex></formula> Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece<formula formulatype="inline"><tex Notation="TeX">$^{1}$</tex></formula> Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece<formula formulatype="inline"><tex Notation="TeX">$^{1}$</tex></formula> Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece<formula formulatype="inline"><tex Notation="TeX">$^{1}$</tex></formula> Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece<formula formulatype="inline"><tex Notation="TeX">$^{1}$</tex></formula> Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece<formula formulatype="inline"><tex Notation="TeX">$^{2}$</tex></formula> Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, GreeceAn optical RAM row access gate followed by a column address selector for wavelength-division-multiplexing (WDM)-formatted words employing a single semiconductor optical amplifier-Mach-Zehnder interferometer (SOA-MZI) is presented. RAM row access is performed by the SOA-MZI that grants random access to a 4-bit WDM-formatted optical word employing multiwavelength cross-phase-modulation (XPM) phenomena, whereas column decoding is carried out in a completely passive way using arrayed waveguide grating. Proof-of-concept experimental verification for both positive and negative logic access is demonstrated for 4 × 10 Gb/s optical words, showing error-free operation with only 0.4-dB-peak-power penalty and requiring a power value of 25 mW/Gb/s.https://ieeexplore.ieee.org/document/6655960/Mach–Zehnder interferometeroptical memorysemiconductor optical amplifier (SOA)optical signal processing |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
C. Vagionas S. Markou G. Dabos T. Alexoudi D. Tsiokos A. Miliou N. Pleros G. T. Kanellos |
spellingShingle |
C. Vagionas S. Markou G. Dabos T. Alexoudi D. Tsiokos A. Miliou N. Pleros G. T. Kanellos Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access IEEE Photonics Journal Mach–Zehnder interferometer optical memory semiconductor optical amplifier (SOA) optical signal processing |
author_facet |
C. Vagionas S. Markou G. Dabos T. Alexoudi D. Tsiokos A. Miliou N. Pleros G. T. Kanellos |
author_sort |
C. Vagionas |
title |
Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access |
title_short |
Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access |
title_full |
Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access |
title_fullStr |
Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access |
title_full_unstemmed |
Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access |
title_sort |
column address selection in optical rams with positive and negative logic row access |
publisher |
IEEE |
series |
IEEE Photonics Journal |
issn |
1943-0655 |
publishDate |
2013-01-01 |
description |
An optical RAM row access gate followed by a column address selector for wavelength-division-multiplexing (WDM)-formatted words employing a single semiconductor optical amplifier-Mach-Zehnder interferometer (SOA-MZI) is presented. RAM row access is performed by the SOA-MZI that grants random access to a 4-bit WDM-formatted optical word employing multiwavelength cross-phase-modulation (XPM) phenomena, whereas column decoding is carried out in a completely passive way using arrayed waveguide grating. Proof-of-concept experimental verification for both positive and negative logic access is demonstrated for 4 × 10 Gb/s optical words, showing error-free operation with only 0.4-dB-peak-power penalty and requiring a power value of 25 mW/Gb/s. |
topic |
Mach–Zehnder interferometer optical memory semiconductor optical amplifier (SOA) optical signal processing |
url |
https://ieeexplore.ieee.org/document/6655960/ |
work_keys_str_mv |
AT cvagionas columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess AT smarkou columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess AT gdabos columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess AT talexoudi columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess AT dtsiokos columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess AT amiliou columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess AT npleros columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess AT gtkanellos columnaddressselectioninopticalramswithpositiveandnegativelogicrowaccess |
_version_ |
1724198090310680576 |