An Efficient Degraded Deductive Fault Simulator for Small-Delay Defects
An efficient degraded deductive simulator for small delay defects is proposed. The proposed method takes into account the conditions of re-convergence sensitization and hazard-based detection, providing fast and accurate simulation results for small delay defects. Separate simulation strategies for...
Main Authors: | Tieqiao Liu, Ting Yu, Shuo Wang, Shuo Cai |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9256321/ |
Similar Items
-
Fault simulation and test generation for small delay faults
by: Qiu, Wangqi
Published: (2007) -
Fault simulation for stuck-open faults in CMOS combinational circuits
by: Su, Lang
Published: (1993) -
Defect site prediction based upon statistical analysis of fault signatures
by: Trinka, Michael Robert
Published: (2004) -
Qualifications of Instruction Sequence Failures, Faults and Defects: Dormant, Effective, Detected, Temporary, and Permanent
by: Jan A. Bergstra
Published: (2021-08-01) -
Fault Attacks on Embedded Software: New Directions in Modeling, Design, and Mitigation
by: Yuce, Bilgiday
Published: (2018)