Performance comparison of 6T SRAM bit-cells based on side-contacted FED and CMOS
Designing a Static Random-Access Memory (SRAM) cell configuration that copes with conventional complementary metal-oxide-semiconductor (CMOS) constraints on the cell area is desired to satisfy high packing density in integrated digital circuits. This paper analyzes and compares performance parameter...
Main Authors: | Tara Ghafouri, Negin Manavizadeh |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2020-10-01
|
Series: | Alexandria Engineering Journal |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S1110016820302945 |
Similar Items
-
Design and simulation of high-performance 2:1 multiplexer based on side-contacted FED
by: Tara Ghafouri, et al.
Published: (2021-03-01) -
Numerical solution of the Schrödinger equation in nanoscale side-contacted FED applying the finite-difference method
by: Tara Ghafouri, et al.
Published: (2020-12-01) -
POWER GATED TECHNIQUE TO IMPROVE DESIGN METRICS OF 6T SRAM MEMORY CELL FOR LOW POWER APPLICATIONS
by: Hemant Kumar, et al.
Published: (2019-10-01) -
Strained Silicon Complementary TFET SRAM: Experimental Demonstration and Simulations
by: G. V. Luong, et al.
Published: (2018-01-01) -
POWER AND AREA EFFICIENT 10T SRAM WITH IMPROVED READ STABILITY
by: T.S. Geethumol, et al.
Published: (2017-04-01)