Management of Load-Balancing Data Stream in Interposer-Based Network-on-Chip Using Specific Virtual Channels
The interaction between cores and memory blocks, in multiprocessor chips and smart systems, has always been a concern as it affects network latency, memory capacity, and power consumption. A new 2.5-dimensional architecture has been introduced in which the communication between the processing elemen...
Main Authors: | Mona Soleymani, Midia Reshadi, Ahmad Khademzadeh |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi-Wiley
2020-01-01
|
Series: | Wireless Communications and Mobile Computing |
Online Access: | http://dx.doi.org/10.1155/2020/8887589 |
Similar Items
-
Application Mapping onto Network-on-Chip using Bypass Channel
by: Elnaz Alikhah-Asl, et al.
Published: (2016-10-01) -
Congestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
by: Midia Reshadi, et al.
Published: (2018-05-01) -
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
by: Ali Ramezanzad, et al.
Published: (2018-05-01) -
HybSMRP: a hybrid scheduling algorithm in Hadoop MapReduce framework
by: Abolfazl Gandomi, et al.
Published: (2019-11-01) -
CAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
by: Akram Reza, et al.
Published: (2019-11-01)