Scaling and numerical simulation analysis of 50 nm MOSFET incorporating dielectric pocket (DP-MOSFET)
Characterization of a metal-oxide-semiconductor field effect transistor (MOSFET)incorporating dielectric pocket (DP) for suppression of short-channel effect (SCE) was demonstrated by using numerical simulation. The DP was incorporated between the channel and source/drain of planar MOSFET and was sca...
Main Authors: | M. N., Zul Atfyi Fauzan (Author), Saad, Ismail (Author), Ismail, Razali (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
Malaysian Solid State Science and Technology Society,
2008.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Characterization of 50 nm MOSFET with dielectric pocket
by: Fauzan, Zul Atfyi, et al.
Published: (2007) -
Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method
by: Saad, Ismail, et al.
Published: (2008) -
Modelling of nanoscale MOSFET performance in the velocity saturation region
by: Tan, Micheal Loong Peng, et al.
Published: (2007) -
The future of non-planar nanoelectronics MOSFET devices: a review
by: Riyadi, Munawar A., et al.
Published: (2010) -
Design of 50nm Vertical MOSFET Incorporating a Dielectric Pocket
by: Donaghy, D, et al.
Published: (2004)