Using Live Sequence Chart Specifications for Formal Verification
Formal methods play an important part in the development as well as testing stages of software and hardware systems. A significant and often overlooked part of the process is the development of specifications and correctness requirements for the system under test. Traditionally, English has been use...
| Main Author: | |
|---|---|
| Format: | Others |
| Published: |
BYU ScholarsArchive
2008
|
| Subjects: | |
| Online Access: | https://scholarsarchive.byu.edu/etd/1500 https://scholarsarchive.byu.edu/cgi/viewcontent.cgi?article=2499&context=etd |