A parallel digital interconnect test methodology for multi-chip module substrate networks
| Main Author: | |
|---|---|
| Format: | Others |
| Language: | en_US |
| Published: |
Georgia Institute of Technology
2007
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1853/13847 |