Active management of Cache resources
This dissertation addresses two sets of challenges facing processor design as the industry enters the deep sub-micron region of semiconductor design. The first set of challenges relates to the memory bottleneck. As the focus shifts from scaling processor frequency to scaling the number of cores, per...
| Main Author: | |
|---|---|
| Published: |
Georgia Institute of Technology
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1853/24663 |