Text this: Fatigue modeling of nano-structured chip-to-package interconnections