Fatigue modeling of nano-structured chip-to-package interconnections
Driven by the need for increase in system¡¯s functionality and decrease in the feature size, International Technology Roadmap for Semi-conductors has predicted that integrated chip packages will have interconnections with I/O pitch of 90 nm by the year 2018. Lead-based solder materials that have be...
Main Author: | Koh, Sau W. |
---|---|
Published: |
Georgia Institute of Technology
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/1853/28263 |
Similar Items
-
All-copper chip-to-substrate interconnects for high performance integrated circuit devices
by: Osborn, Tyler Nathaniel
Published: (2009) -
Ultra thin ultrafine-pitch chip-package interconnections for embedded chip last approach
by: Mehrotra, Gaurav
Published: (2008) -
Electroplated multi-path compliant copper interconnects for flip-chip packages
by: Okereke, Raphael Ifeanyi
Published: (2014) -
Copper to copper bonding by nano interfaces for fine pitch interconnections and thermal applications
by: Jha, Gopal Chandra
Published: (2008) -
Chip-Package Nano-Structured Copper and Nickel Interconnections with Metallic and Polymeric Bonding Interfaces
by: Aggarwal, Ankur
Published: (2007)