Low Power Receiver Architecture And Algorithms For Low Data Rate Wireless Personal Area Networks
Sensor nodes in a sensor network is power constrained. Transceiver electronics of a node in sensor network consume a good share of total power consumed in the node. The thesis proposes receiver architecture and algorithms which reduces power consumption of the receiver. The work in the thesis ranges...
| Main Author: | |
|---|---|
| Other Authors: | |
| Language: | en_US |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://etd.iisc.ernet.in/handle/2005/2228 http://etd.ncsi.iisc.ernet.in/abstracts/2841/G24790-Abs.pdf |