Power Efficient Last Level Cache For Chip Multiprocessors

Power Efficient Last Level Cache For Chip Multiprocessors

Show other versions (1)

The number of processor cores and on-chip cache size has been increasing on chip multiprocessors (CMPs). As a result, leakage power dissipated in the on-chip cache has become very significant. We explore various techniques to switch-off the over-allocated cache so as to reduce leakage power consumed...

Full description

Bibliographic Details
Main Author: Mandke, Aparna
Other Authors: Srikant, Y N
Language:en_US
Published: 2015
Subjects:
Processor Architecture
Chip Multiprocessors (CMPs)
Cache Memory
Cache (Computers)
Genetic Algorithms
Leakage Power Optimization
Working Set Size Optimization
Near Optimal Remap Configuration
Thread Contention Predictors
On-Chip Cache
Cache (Computers) Architecture
Non-Uniform Cache Architecture (NUCA)
Computer Science
Online Access:http://etd.iisc.ernet.in/handle/2005/2485
http://etd.ncsi.iisc.ernet.in/abstracts/3207/G25417-Abs.pdf

Internet

http://etd.iisc.ernet.in/handle/2005/2485
http://etd.ncsi.iisc.ernet.in/abstracts/3207/G25417-Abs.pdf

Similar Items