Spill Code Minimization And Buffer And Code Size Aware Instruction Scheduling Techniques
Instruction scheduling and Software pipelining are important compilation techniques which reorder instructions in a program to exploit instruction level parallelism. They are essential for enhancing instruction level parallelism in architectures such as very Long Instruction Word and tiled processor...
| Main Author: | |
|---|---|
| Other Authors: | |
| Language: | en_US |
| Published: |
2009
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/2005/507 |