Worst Case Analysis of DRAM Latency in Hard Real Time Systems
As multi-core systems are becoming more popular in real time embedded systems, strict timing requirements for accessing shared resources must be met. In particular, a detailed latency analysis for Double Data Rate Dynamic RAM (DDR DRAM) is highly desirable. Several researchers have proposed predicta...
Main Author: | Wu, Zheng Pei |
---|---|
Language: | en |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10012/8099 |
Similar Items
-
Randomized Caches Considered Harmful in Hard Real-Time Systems
by: Jan Reineke
Published: (2014-06-01) -
Randomized Caches Can Be Pretty Useful to Hard Real-Time Systems
by: Enrico Mezzetti, et al.
Published: (2015-03-01) -
WCET Optimizations and Architectural Support for Hard Real-Time Systems
by: Ding, Yiqiang
Published: (2012) -
Parametric WCET Analysis
by: Bygde, Stefan
Published: (2013) -
On the Use of Probabilistic Worst-Case Execution Time Estimation for Parallel Applications in High Performance Systems
by: Matteo Fusi, et al.
Published: (2020-03-01)