Design of high-performance VLSI RLC interconnects
On-Chip Inductance has become of significance in the design of high-speed interconnects. In this thesis, three techniques are applied to regenerate an RLC: interconnect in series, parallel and without regeneration. Simulations using a 0.25 om TSMC technology show that the parallel regeneration start...
| Main Author: | |
|---|---|
| Published: |
2002
|
| Online Access: | Awwad, Falah Rashad <http://spectrum.library.concordia.ca/view/creators/Awwad=3AFalah_Rashad=3A=3A.html> (2002) Design of high-performance VLSI RLC interconnects. Masters thesis, Concordia University. |