Design of high-speed summing circuitry and comparator for adaptive parallel multi-level decision feedback equalization

• Main Author: Gao, Hairong
• Other Authors: Allstot, David J.
• Language: en_US
• Published: 2012
• Subjects: Feedback control systems > Design and construction; Computer arithmetic; Parallel processing (Electronic computers); Analog-to-digital converters
• Online Access: http://hdl.handle.net/1957/34282

Multi-level decision feedback equalization (MDFE) is an effective sampled signal processing technique to remove inter-symbol interference (ISI) from disk read-back signals. Parallelism which doubles the symbol rate can be realized by utilizing the characteristic of channel response and decision feedback equalization algorithm. A mixed-signal IC implementation has been chosen for the parallel MDFE. The differential current signals from the feedback equalizer are subtracted from the forward equalizer output at the summing node to cancel the non-causal ISI. A high-speed comparator with 6 bit resolution is used after the cancellation to detect the signal which contains no ISI. In this thesis, a description of the parallel MDFE structure and decision feedback equalization algorithm are presented. The design of a high-speed summing circuitry and a high-speed comparator are discussed. The same comparator design is used for the flash analog-to-digital converter (ADC) which generates error signals for adaptation.The circuits design and layout were carried out in an HP 1.2-��m n-well CMOS process. === Graduation date: 1998