Design of high-speed summing circuitry and comparator for adaptive parallel multi-level decision feedback equalization
Multi-level decision feedback equalization (MDFE) is an effective sampled signal processing technique to remove inter-symbol interference (ISI) from disk read-back signals. Parallelism which doubles the symbol rate can be realized by utilizing the characteristic of channel response and decision feed...
Main Author: | Gao, Hairong |
---|---|
Other Authors: | Allstot, David J. |
Language: | en_US |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/1957/34282 |
Similar Items
-
A DAC and comparator for a 100MHz decision feedback equalization loop
by: Engelbrecht, Linda M.
Published: (2012) -
Design of high-speed adaptive parallel multi-level decision feedback equalizer
by: Xiang, Yihai
Published: (2012) -
Parallel multipliers for modular arithmetic
by: Sanu, Moboluwaji Olusegun
Published: (2008) -
High speed floating analog to digital converter and interpolating digital to analog converter.
Published: (2001) -
Design of high-speed low-power analog CMOS decision feedback equalizers
by: Su, Wenjun
Published: (2012)