Semi-digital PLL architecture for ultra low bandwidth applications
Phase Locked Loops(PLLs) are an integral part of almost every electronic system. Systems involving low frequency clocks often require PLLs with low bandwidth. The area occupied by the large loop filter capacitor and resistor in a low bandwidth PLL design makes the realization of traditional charge-...
| Main Author: | |
|---|---|
| Other Authors: | |
| Language: | en_US |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1957/37710 |