Techniques for Variation Aware Modeling in Static Timing Analysis of Integrated Circuits

Techniques for Variation Aware Modeling in Static Timing Analysis of Integrated Circuits

Bibliographic Details
Main Author: Pendela Venkata Ramanjuneya, Suryanarayana
Language:English
Published: University of Cincinnati / OhioLINK 2010
Subjects:
Electrical Engineering
sta
timing
process variations
ssta
static timing analysis
standard cell
Online Access:http://rave.ohiolink.edu/etdc/view?acc_num=ucin1268426324

Internet

http://rave.ohiolink.edu/etdc/view?acc_num=ucin1268426324

Similar Items