Dynamic Footed with Clock Overlapping and Load Balancing in Multiple Paths for Noise Tolerance in Dynamic CMOS Circuits
| Main Author: | |
|---|---|
| Language: | English |
| Published: |
Wright State University / OhioLINK
2011
|
| Subjects: | |
| Online Access: | http://rave.ohiolink.edu/etdc/view?acc_num=wright1323911178 |