Productive Design of Extensible On-Chip Memory Hierarchies
<p> As Moore’s Law slows and process scaling yields only small returns, computer architecture and design are poised to undergo a renaissance. This thesis brings the productivity of modern software tools to bear on the design of future energy-efficient hardware architectures. </p&g...
| Main Author: | |
|---|---|
| Language: | EN |
| Published: |
University of California, Berkeley
2016
|
| Subjects: | |
| Online Access: | http://pqdtopen.proquest.com/#viewpdf?dispub=10150942 |