Exploring Data Compression and Random-access Reduction to Mitigate the Bandwidth Wall for Manycore Architectures
<p> The performance gap between computer processors and memory bandwidth is severely limiting the throughput of modern and future multi-core and manycore architectures. To handle this growing gap, commercial processors such as the Intel Xeon Phi and NVIDIA or AMD GPUs have needed to use expens...
| Main Author: | |
|---|---|
| Language: | EN |
| Published: |
Princeton University
2018
|
| Subjects: | |
| Online Access: | http://pqdtopen.proquest.com/#viewpdf?dispub=10936059 |