Analysis and Design of a New EEPROM Device
碩士 === 國立交通大學 === 電子研究所 === 82 === In this thesis, a new EEPROM cell using the p-channel poly- Si TFT for erasure operation is proposed and analyzed. The TFT device is fabricated on the seond poly-silicon layer of conven- tional stacked-gat...
Main Authors: | Cheng-Yi Yang, 楊正一 |
---|---|
Other Authors: | Chung-Yu Wu |
Format: | Others |
Language: | en_US |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31337573063379854614 |
Similar Items
-
Characterization and Design of Flash EEPROM Devices
by: Chang, Hsien-Yu, et al.
Published: (1997) -
A Design Methodology for Flash EEPROM Memory Device
by: Chen, Chih-Wei, et al.
Published: (1996) -
Novel Tunneling Oxides for the Flash EEPROM Devices
by: I-Min Jen, et al.
Published: (1994) -
Circuits and Systems Design for Embedded EEPROM
by: Ying-Chu Lin, et al. -
The floating-gate EEPROM operating in weak inversion as a device for programmable synapses
by: GAO,CHENG-YONG, et al.
Published: (1991)