An Efficient Programmable Viterbi Decoder
碩士 === 國立交通大學 === 電子研究所 === 82 === In this thesis, an algorithm and an ASIC architecture for programmable Viterbi decoder are presented. This system theoretically could be driven by 100MHz singal phase clock, and has the programmable abilit...
Main Authors: | Hsin-Shian Li, 李信賢 |
---|---|
Other Authors: | Chen-Yi Lee |
Format: | Others |
Language: | en_US |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/53607334335257479375 |
Similar Items
-
Architectural Design of a Programmable Viterbi Decoder
by: Ming-Chang Tsai, et al.
Published: (1993) -
Soft IP Design and Implementation for Programmable Viterbi Decoders
by: Shu Hsien Chou, et al.
Published: (2002) -
High Throughput Viterbi Decoder
by: Ho-Chang Lee, et al.
Published: (2005) -
Enhancement of Viterbi Decoder
by: Abbas, Syed Haider
Published: (2014) -
An analog Viterbi decoder
by: Gilmore, Robert Philip
Published: (2005)