Automatic Gain Control VLSI Architecture for ADSL-1 CAP System
碩士 === 國立中央大學 === 資訊及電子工程研究所 === 82 === A mixed analog-digital AGC (Automatic Gain Control) VLSI architecture for ADSL-1 (Asymmetric Digital Subscriber Line) CAP (Carrierless Amplitude/Phase Modulation) is proposed. Key analog components of...
Main Authors: | Chorng-Ming Lin, 林忠明 |
---|---|
Other Authors: | Chrong-Kuang Wang |
Format: | Others |
Language: | en_US |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/63922009811166993603 |
Similar Items
-
Timing Recovery Architecture for CAP-based ADSL Transceiver and VCO VLSI Design
by: Chung-Min Wang, et al.
Published: (1995) -
Analog Front End for ADSL-1 CAP System
by: Lin Yen-Yu, et al.
Published: (1999) -
Video streaming optimization in ADSL architecture
by: SANTOS, Gustavo Gentil Barreto
Published: (2014) -
Fast retrain methods for splitterless ADSL/ADSL Lite systems
by: 王興湧
Published: (2000) -
A Broadband Access Architecture Using ADSL and WLAN
by: Tsung-Ching Lai, et al.
Published: (2004)