An Embedded Dedicated Memory Design for Full Search Block Matching Algorithm
碩士 === 國立交通大學 === 電子研究所 === 83 === This thesis presents a VLSI architecture for the implementation of the half-pixel precision full-search motion estimation algorithm. The architecture is based on the semi- systolic array ME architecture wh...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
1995
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/77602646688985568244 |