Timing Recovery Architecture for CAP-based ADSL Transceiver and VCO VLSI Design
碩士 === 國立中央大學 === 電機工程研究所 === 83 === A mixed analog-digital dual loop hybrid phase-locked loop (DHPLL) architecture for CAP-based (Carrierless Amplitude/Phase Modulation) ADSL-1 (Asymmetric Digital Subscriber Line) system is proposed. Key...
Main Authors: | Chung-Min Wang, 王忠民 |
---|---|
Other Authors: | Chorng-Kuang Wang |
Format: | Others |
Language: | zh-TW |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/69799379321385997114 |
Similar Items
-
Automatic Gain Control VLSI Architecture for ADSL-1 CAP System
by: Chorng-Ming Lin, et al.
Published: (1994) -
ADSL Transceivers Applying DSM and Their Nonstationary Noise Robustness
by: Bostoen Tom, et al.
Published: (2006-01-01) -
Performance Evaluation of Optimal DMT Transceiver over ADSL
by: Shang-Ho Tsai, et al.
Published: (1999) -
Baseband VLSI System Design of a Dual-Mode CAP/QAM Based VDSL Transceiver
by: Ching-Yi Wu, et al.
Published: (2002) -
A Study of ADSL Transceiver Signal Processing and Codec Technology
by: Chiang, Jung-Tang, et al.
Published: (1998)