VLSI Design of Digital Phase Locked Loop and Phase Equalizer for TDMA Mobile Radio
碩士 === 國立交通大學 === 電子研究所 === 84 === In this thesis, a combined DSL and Phase Equalizer is investigated. The DSL is a nonuniform-sampling DPLL whose phase error detector, using the arcsine function with the quadrature samples of incoming...
Main Authors: | Chen, Ten-Szu, 陳天賜 |
---|---|
Other Authors: | Che-Ho Wei |
Format: | Others |
Language: | zh-TW |
Published: |
1996
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94958766116301569781 |
Similar Items
-
Adaptive equalization and error correction for tdma digital mobile radio
by: ZHUANG,ZHE-SHENG, et al.
Published: (1990) -
VLSI DESIGN OF TIMING RECOVERY AND FREQUENCY OFFSET COMPENSATION CIRCUIT FOR TDMA DIGITAL MOBILE RADIO
by: Xu, Guo-Ying, et al.
Published: (1996) -
Design of Bi-directional equalizer for TDMA digital cellular radio
by: Been-Ning Guo, et al.
Published: (1994) -
Adaptive decision feedback equalizer for tdma mobile radio receiver
by: SHI, JUN-DIAN, et al.
Published: (1989) -
TDMA digital mobile radio transmission system
by: Wang, Li
Published: (1990)