All Digital Phase-Locked Loop

All Digital Phase-Locked Loop

碩士 === 國立中央大學 === 電機工程研究所 === 84 ===

Bibliographic Details
Main Authors:	Ya-lan Tsao, 曹亞嵐
Other Authors:	Prof. Shyh-jye Jou
Format:	Others
Language:	zh-TW
Published:	1996
Online Access:	http://ndltd.ncl.edu.tw/handle/33585222011275948297

Similar Items

Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010)

AN ALL DIGITAL PHASE LOCKED LOOP
by: Greco, J., et al.
Published: (1972)

A CMOS-MEMS Capacitive Sensing System with All Digital Phase-Locked Loop Readout
by: Tsao, Yu-Chi, et al.
Published: (2018)

All Digital Phase-Locked Loop With Programmable Phase Injection Locking
by: Kung, Fan-Hsiang, et al.
Published: (2009)

An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking
by: Yun-Chen Chuang, et al.
Published: (2011)

Area-Efficient Fast-Locking All Digital Phase-Locked Loops
by: Chen,Po-Han, et al.
Published: (2016)

Investigation and Desgin of All Digital Phase Locked Loop
by: Jyi-Chang Chen, et al.
Published: (2002)

DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Sheng-Feng Hsu, et al.
Published: (2008)

The Implementation and Analysis of All Digital Phase-Locked Loop
by: Yang, E-Ing, et al.
Published: (1997)

Investigation and Analysis of an All Digital Phase-Locked Loop
by: Kai-Pin Wang, et al.
Published: (2004)

DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Hung-ju Chang, et al.
Published: (2012)

High Speed All Digital Phase-Locked Loop
by: Rung-Hau You, et al.
Published: (2001)

Analysis and Design of the All-Digital Phase-Locked Loop
by: Jan, Wei-Chan, et al.
Published: (1997)

Phase-Compensated Skill of All Digital Phase-Locked Loop
by: Zheng Hui Huang, et al.
Published: (2010)

Modeling and Characterization of an All-Digital Phase-Locked Loop
by: Johnson, Alfred, et al.
Published: (2010)

DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Wen-Jiun Huang, et al.
Published: (2011)

Design and Implementationof an All Digital Phase Lock Loop
by: Sheng-Chung Tsai, et al.
Published: (2005)

Multi-Function All-Digital Phase-Locked Loop
by: Chin, Yu-Tung, et al.
Published: (2016)

The Implementation and Analysis of an All-digital Phase-Locked Loop
by: Hung-Lung Su, et al.
Published: (2006)

All-digital Clock and Data Recovery and All-digital Phase-locked Loop
by: I-Fong Chen, et al.
Published: (2009)

Fast Locking All-Digital Phase-Locked Loop with Higher-Order Filter
by: Chang, Chia-Chen, et al.
Published: (2016)

Portable Fast Locking All-Digital Phase-Lock Loop Circuit Design
by: Chia-Tsun Wu., et al.
Published: (2003)

An All-Digital Phase-Locked Loop for Digital Power Management Circuits
by: Yu-Ming Chung, et al.
Published: (2008)

An all-digital phase-locked loop based on variable phase accumulator
by: Yang Mengwei, et al.
Published: (2019-08-01)

The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA
by: Shan-I Tseng, et al.
Published: (2019)

DESIGN AND IMPLEMENTATION OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Cheng-Che Hsieh, et al.
Published: (2010)

Multiphase All Digital Phase Locked Loop with Monitor Counter
by: Jyun-Han Ciou, et al.
Published: (2011)

Design and Emulation of All-Digital Phase-Locked Loop on FPGA
by: Saichandrateja Radhapuram, et al.
Published: (2019-11-01)

The Analysis and Design of All-Digital Phase-Locked Loop (ADPLL)
by: Chi-Cheng Cheng, et al.
Published: (2001)

ALL DIGITAL PHASE-LOCKED LOOP WITH ADAPTIVE SEARCHING ALGORITHM
by: Tien-yu Huang, et al.
Published: (2010)

A Low Power Design of Fast Locking All Digital Phase Locked Loop
by: Chih-Chieh Wu, et al.
Published: (2008)

A 4-GHz 10-Phase All Digital Phase-Locked Loop
by: Yong-Jhen Jhu, et al.
Published: (2011)

An All-Digital Phase-locked Loop Based on Bang-bang Phase Detector
by: Bo-Cheng Guo, et al.
Published: (2010)

An All Digital Phase-Locked Loop with Novel Phase and Frequency Error Compensation
by: Fu-Hsiang Tseng, et al.
Published: (2014)

ALL DIGITAL PHASE-LOCKED LOOP WITH HIGH RESOLUTION DIGITAL CONTROLLED OSCILLATOR
by: Li-Fan Hsu, et al.
Published: (2010)

Design of All-Digital Built-In Self-Test Circuit for All-Digital Phase-Locked Loops
by: Chu, Wei-Jung, et al.
Published: (2011)

A Study on Digitally Controlle Oscillators for All-Digital Phase-Locked Loops
by: João Agostinho Freitas da Cruz
Published: (2019)

The Study of All Digital Phase-Locked Loop (ADPLL) and its Applications
by: Terng-Yin Hsu, et al.
Published: (1999)

An All-Digital Phase-Locked Loop with Fast power-on and Wakeup Mechanism
by: Ming-Hwa Lin, et al.
Published: (2002)

A Study of High-Resolution All-Digital Phase-Locked Loop
by: Kuan-Chieh Chao, et al.
Published: (2009)

Cannot write session to /tmp/vufind_sessions/sess_9016dg28s2gm96mdgfci2v3s8t