Design and implementation of FDDI physical data transceiver
碩士 === 國立臺灣大學 === 電機工程研究所 === 84 === A CMOS circuit for FDDI physical data transceiver is presented. The chip has phase-locked loops in transmitter for frequency synthesis and in receiver for clock recovery, it also...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
1996
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/39784122437546433223 |