Reducing Area Cost with low miss rate for On-chip Caches
碩士 === 國立中正大學 === 資訊工程學系 === 85 === Several new cache architecture approaches have been proposed todiminish the tag area, miss rate, or reduce access time, for example, CAT(catching address tags), decoupled sectored cache, PAD(parti...
Main Authors: | Hwang, Yi-Min, 黃依敏 |
---|---|
Other Authors: | Chen Tien-Fu |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31088363570696468399 |
Similar Items
-
Reducing Conflict Misses on Partition Cache
by: Hsiu-Ping Lin, et al.
Published: (2004) -
Cache Miss Reduction Techniques for Embedded CPU Instruction Caches
by: Batcher, Kenneth William
Published: (2008) -
An Express Network-on-Chip (ExNoC) Cache Architecture for Large Caches
by: Wu, Huaping
Published: (2011) -
The System-on-a-Chip Lock Cache
by: Akgul, Bilge Ebru Saglam
Published: (2005) -
Heterogeneous Cache Architecture in Network-on-Chips
by: Pattabiraman, Aishwariya
Published: (2011)